{"id":78,"date":"2023-08-25T10:02:36","date_gmt":"2023-08-25T01:02:36","guid":{"rendered":"https:\/\/gdslab.csis.oita-u.ac.jp\/?page_id=78"},"modified":"2026-04-19T17:04:23","modified_gmt":"2026-04-19T08:04:23","slug":"%e7%a0%94%e7%a9%b6%e6%a5%ad%e7%b8%be","status":"publish","type":"page","link":"https:\/\/gds.csis.oita-u.ac.jp\/?page_id=78","title":{"rendered":"\u7814\u7a76\u696d\u7e3e"},"content":{"rendered":"
\n\n\n

\u3010\u53d7\u8cde\u3011<\/h3>\n\n\n\n
    \n
  1. Satoshi Ohtake, 2001 Year Paper Award, Information and System Society, Institute of Electronics, Information and Communication Engineers (IEICE) (Sep. 2002)<\/li>\n\n\n\n
  2. Satoshi Ohtake, IEEE Workshop on RTL and High Level Testing (WRTLT) 2003 Best Paper Award (Nov. 2004)<\/li>\n\n\n\n
  3. Satoshi Ohtake, IEEE International Workshop on Electronic Design, Test & Applications (DELTA) 2006 Best Paper Award (Jan. 2006)<\/li>\n\n\n\n
  4. Satoshi Ohtake, IEEE Workshop on RTL and High Level Testing (WRTLT) 2005 Best Paper Award (Nov. 2006)<\/li>\n\n\n\n
  5. Satoshi Ohtake, IEEE Workshop on RTL and High Level Testing (WRTLT) 2007 Best Paper Award (Nov. 2008)<\/li>\n\n\n\n
  6. \u68ee\u4fdd\u5b5d\u61b2\uff0c\u96fb\u5b50\u60c5\u5831\u901a\u4fe1\u5b66\u4f1a\u30c7\u30a3\u30da\u30f3\u30c0\u30d6\u30eb\u30b3\u30f3\u30d4\u30e5\u30fc\u30c6\u30a3\u30f3\u30b0\u7814\u7a76\u4f1a2013\u5e74\u5ea6\u512a\u79c0\u82e5\u624b\u8b1b\u6f14\u8cde\u53d7\u8cde (Nov. 2014)<\/li>\n\n\n\n
  7. \u9244\u5ddd\u5f70\u543e\uff0c\u96fb\u5b50\u60c5\u5831\u901a\u4fe1\u5b66\u4f1a\u30c7\u30a3\u30da\u30f3\u30c0\u30d6\u30eb\u30b3\u30f3\u30d4\u30e5\u30fc\u30c6\u30a3\u30f3\u30b0\u7814\u7a76\u4f1a2014\u5e74\u5ea6\u6700\u512a\u79c0\u8b1b\u6f14\u8cde\u53d7\u8cde (Nov. 2015)<\/li>\n\n\n\n
  8. \u4e0a\u7530\u5927\u6a39\uff0c\u96fb\u5b50\u60c5\u5831\u901a\u4fe1\u5b66\u4f1a\u30c7\u30a3\u30da\u30f3\u30c0\u30d6\u30eb\u30b3\u30f3\u30d4\u30e5\u30fc\u30c6\u30a3\u30f3\u30b0\u7814\u7a76\u4f1a2015\u5e74\u5ea6\u6700\u512a\u79c0\u8b1b\u6f14\u8cde\u53d7\u8cde (Nov. 2016)<\/li>\n\n\n\n
  9. \u67da\u7559\u6728\u5927\u5730\uff0c\u60c5\u5831\u51e6\u7406\u5b66\u4f1a\u30b7\u30b9\u30c6\u30e0LSI\u8a2d\u8a08\u6280\u8853\u7814\u7a76\u4f1a2018\u5e74\u5ea6\u512a\u79c0\u767a\u8868\u5b66\u751f\u8cde (Aug. 2018)<\/li>\n\n\n\n
  10. \u67da\u7559\u6728\u5927\u5730\uff0c\u96fb\u5b50\u60c5\u5831\u901a\u4fe1\u5b66\u4f1a\u30c7\u30a3\u30da\u30f3\u30c0\u30d6\u30eb\u30b3\u30f3\u30d4\u30e5\u30fc\u30c6\u30a3\u30f3\u30b0\u7814\u7a76\u4f1a2017\u5e74\u5ea6\u512a\u79c0\u8b1b\u6f14\u5b66\u751f\u8cde (Dec. 2018)<\/li>\n\n\n\n
  11. Yui Uehara, 2019 Excellent Student Award of the IEEE Fukuoka Section (Feb. 2020)<\/li>\n\n\n\n
  12. Yuki Echigo, IEEE CE East Joint Japan Chapter ICCE Young Scientist Paper Award (Feb. 2021)<\/li>\n\n\n\n
  13. \u8229\u8d8a\u96c5\uff0c\u4ee4\u548c4\u5e74\u5ea6\u60c5\u5831\u51e6\u7406\u5b66\u4f1a\u4e5d\u5dde\u652f\u90e8\u5968\u52b1\u8cde (Mar. 2023)<\/li>\n\n\n\n
  14. \u91ce\u9593\u65ed\u5a9b\uff0c\u96fb\u5b50\u60c5\u5831\u901a\u4fe1\u5b66\u4f1a\u30c7\u30a3\u30da\u30f3\u30c0\u30d6\u30eb\u30b3\u30f3\u30d4\u30e5\u30fc\u30c6\u30a3\u30f3\u30b0\u7814\u7a76\u4f1a\u7b2c12\u56de\u7814\u7a76\u4f1a\u82e5\u624b\u512a\u79c0\u8b1b\u6f14\u8cde\u53d7\u8cde (Dec. 2025)<\/li>\n\n\n\n
  15. \u6c96\u672c\u660e\u826f\uff0c2025\u5e74\u5ea6\u96fb\u5b50\u60c5\u5831\u901a\u4fe1\u5b66\u4f1a\u4e5d\u5dde\u652f\u90e8\u9023\u5408\u5927\u4f1a\u8b1b\u6f14\u5968\u52b1\u8cde (Jan. 2026)<\/li>\n<\/ol>\n\n\n\n

    \u3010\u66f8\u7c4d\u3011<\/h3>\n\n\n\n
      \n
    1. VLSI-SoC: Research Trends in VLSI and Systems on Chip (Tsuyoshi Iwagaki, Satoshi Ohtake and Hideo Fujiwara, “Broadside transition test generation for partial scan circuits through stuck-at test generation,” pp.301-316), Edited by Giovanni De Micheli, Salvador Mir, and Ricardo Reis, Springer, 2008.<\/li>\n\n\n\n
    2. VLSI Design and Test for Systems Dependability, (Kazumi Hatayama, Seiji Kajihara, Tomokazu Yoneda, Michiko Inoue, Yasuo Sato, Yukiya Miura, Satoshi Ohtake, pp.553-577), Springer, 2018<\/li>\n\n\n\n
    3. \u306f\u304b\u308b\u2715\u308f\u304b\u308b\u534a\u5c0e\u4f53 \u521d\u3081\u3066\u5b66\u3076\u534a\u5c0e\u4f53\u306e\u4ed5\u7d44\u307f\u3001\u52d5\u4f5c\u539f\u7406\u3001\u30c6\u30b9\u30c8\u624b\u6cd5 
      \u6d45\u7530\u90a6\u535a, \u30d1\u30ef\u30fc\u30c7\u30d0\u30a4\u30b9\u30fb\u30a4\u30cd\u30fc\u30d6\u30ea\u30f3\u30b0\u5354\u4f1a (\u62c5\u5f53:\u5171\u8457)
      \u65e5\u7d4cBP\u30b3\u30f3\u30b5\u30eb\u30c6\u30a3\u30f3\u30b0 2025\u5e7410\u67084\u65e5 (ISBN: 9784864431484)<\/li>\n<\/ol>\n\n\n\n

      \u3010\u8ad6\u6587\u8a8c\u8ad6\u6587\u3011<\/h3>\n\n\n\n
        \n
      1. Hideo Fujiwara, Satoshi Ohtake and Tomoya Takasaki, “Sequential circuit structure with combinational test generation complexity and its application,” Trans. of IEICE(D-I), Vol. J80-D-I, No. 2, pp.155-163, Feb. 1997. (In Japanese)
        (IEICE ISS 2001 Year Paper Award received, Sep. 2002)<\/li>\n\n\n\n
      2. Satoshi Ohtake, Tomoo Inoue and Hideo Fujiwara, “An approach to sequential test generation by circuit pseudo-transformation,” IPSJ Journal, Vol. 38, No. 5, pp.1040-1049, May 1997. (In Japanese)<\/li>\n\n\n\n
      3. Satoshi Ohtake, Toshimitsu Masuzawa and Hideo Fujiwara, “A non-scan DFT method for controllers to provide complete fault efficiency,” Trans. of IEICE (D-I), Vol. J81-D-I, No. 12, pp.1259-1270, Dec. 1998. (In Japanese)
         (IEICE ISS 2001 Year Paper Award received, Sep. 2002)<\/li>\n\n\n\n
      4. Satoshi Ohtake, Toshimitsu Masuzawa and Hideo Fujiwara, “A non-scan approach to DFT for controllers achieving 100% fault efficiency,” Journal of Electronic Testing: Theory and Applications (JETTA), Vol. 16, No. 5, pp.553-566, Oct. 2000.<\/li>\n\n\n\n
      5. Shintaro Nagai, Hiroki Wada, Satoshi Ohtake and Hideo Fujiwara, “A non-scan DFT method for RTL circuits based on fixed-control testability,” Trans. of IEICE (D-I), Vol. J84-D-I, No. 5, pp.454-465, May 2001. (In Japanese)
         (IEICE ISS 2001 Year Paper Award received, Sep. 2002)<\/li>\n\n\n\n
      6. Shintaro Nagai, Satoshi Ohtake and Hideo Fujiwara, “A method of design for hierarchical testability for data flow intensive circuits at register-transfer level,” IPSJ Journal, Vol. 43, No. 5, pp.1278-1289, May 2002. (In Japanese)<\/li>\n\n\n\n
      7. Md. Altaf-Ul-Amin, Satoshi Ohtake and Hideo Fujiwara, “Design for hierarchical two-pattern testability of data paths,” IEICE Trans. on Information and Systems, Vol. E85-D, No. 6, pp.975-984, June 2002.<\/li>\n\n\n\n
      8. Satoshi Ohtake, Hiroki Wada, Toshimitsu Masuzawa and Hideo Fujiwara, “A non-scan DFT method at register-transfer level to achieve 100% fault efficiency,” IPSJ Journal, Vol. 44, No. 5, pp.1266-1275, May 2003.<\/li>\n\n\n\n
      9. Md. Altaf-Ul-Amin, Satoshi Ohtake and Hideo Fujiwara, “Design for two-pattern testability of controller-data path circuits,” IEICE Trans. on Information and Systems, Vol. E86-D, No. 6, pp.1042-1050, June 2003.<\/li>\n\n\n\n
      10. Shunjiro Miwa, Satoshi Ohtake and Hideo Fujiwara, “A new class of sequential circuits with combinational test generation complexity for path delay faults,” Trans. of IEICE(D-I), Vol. J86-D-I, No. 11, pp.809-820, Nov. 2003. (In Japanese)<\/li>\n\n\n\n
      11. Tsuyoshi Iwagaki, Satoshi Ohtake and Hideo Fujiwara, “A test generation method for path delay faults in sequential circuits with discontinuous reconvergence structure,” Trans. of IEICE (D-I), Vol. J86-D-I, No. 12, pp.872-883, Dec. 2003. (In Japanese)<\/li>\n\n\n\n
      12. Debesh K. Das, Satoshi Ohtake and Hideo Fujiwara, “New non-scan DFT techniques to achieve 100% fault efficiency,” Journal of Electronic Testing: Theory and Applications (JETTA), Vol. 20, No. 3, pp.315-323, June 2004.<\/li>\n\n\n\n
      13. Tsuyoshi Iwagaki, Satoshi Ohtake and Hideo Fujiwara, “A design scheme for delay testing of controllers using state transition information,” IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E87-A, No. 12, pp.3200-3207, Dec. 2004.<\/li>\n\n\n\n
      14. Kouhei Ohtani, Satoshi Ohtake and Hideo Fujiwara, “A test generation method for path delay faults using stuck-at fault test generation algorithms,” Trans. of IEICE (D-I), Vol. J88-D-I, No. 6, pp.1057-1064, June 2005. (In Japanese)<\/li>\n\n\n\n
      15. Yuki Yoshikawa, Satoshi Ohtake, Michiko Inoue and Hideo Fujiwara, “Non-scan design for single-port-change delay fault testability,” IPSJ Journal, Vol. 47, No. 6, pp.1619-1628, June 2006.<\/li>\n\n\n\n
      16. Hiroyuki Iwata, Tomokazu Yoneda, Satoshi Ohtake and Hideo Fujiwara, ” A DFT method based on partially strong testability of RTL data paths to guarantee complete fault efficiency,” Trans. of IEICE (D), Vol. J89-D, No. 8, pp.1643-1653, Aug. 2006. (In Japanese)<\/li>\n\n\n\n
      17. Masato Nakazato, Satoshi Ohtake, Kewal K. Saluja and Hideo Fujiwara, “Acceleration of test generation for sequential circuits using knowledge obtained from synthesis for testability,” IEICE Trans. on Information and Systems, Vol. E90-D, No. 1, pp.296-305, Jan. 2007.<\/li>\n\n\n\n
      18. Masato Nakazato, Michiko Inoue, Satoshi Ohtake and Hideo Fujiwara, “Design for testability method to avoid error masking of software-based self-test for processors,” IEICE Trans. on Information and Systems, Vol. E91-D, No. 3, pp.763-770, Mar. 2008.<\/li>\n\n\n\n
      19. Hiroshi Iwata, Satoshi Ohtake and Hideo Fujiwara, “A method of path mapping from RTL to gate level and its application to false path identification,” IEICE Trans. on Information and Systems, Vol.E93-D, No.7, pp.1857-1865, July 2010.<\/li>\n\n\n\n
      20. Marie Engelene Jimenez Obien, Satoshi Ohtake, Hideo Fujiwara, “F-scan: A DFT method for functional scan at RTL,” IEICE Trans. on Information and Systems, Vol. E94-D, No. 1, pp.104-113, Jan. 2011.<\/li>\n\n\n\n
      21. Seiji Kajihara, Satoshi Ohtake\uff0c”Logging and Using Field Test Data for Improved Dependability,” The Journal of Reliability Engineering Association of Japan, Vol. 35, No. 8, pp.513, Dec. 2013. (In Japanese)<\/li>\n<\/ol>\n\n\n\n

        \u3010\u62db\u5f85\u8ad6\u6587\u3011<\/h3>\n\n\n\n
          \n
        1. Seiji Kajihara, Satoshi Ohtake and Tomokazu Yoneda, “Delay testing: Improving test quality and avoiding over-testing,” IPSJ Transactions on System LSI Design Methodology, Vol.4, No.0, pp.117-130, Aug. 2011.<\/li>\n<\/ol>\n\n\n\n

          \u3010\u56fd\u969b\u4f1a\u8b70\u8ad6\u6587\u3011<\/h3>\n\n\n\n
            \n
          1. Satoshi Ohtake, Tomoo Inoue and Hideo Fujiwara, “Sequential test generation based on circuit pseudo-transformation<\/a>,” 6th IEEE Asian Test Symposium (ATS ’97), pp.62-67, Nov. 1997.<\/li>\n\n\n\n
          2. Satoshi Ohtake, Toshimitsu Masuzawa and Hideo Fujiwara, “A non-scan DFT method for controllers to achieve complete fault efficiency<\/a>,” 7th IEEE Asian Test Symposium (ATS ’98), pp.204-211, Dec. 1998.<\/li>\n\n\n\n
          3. Debesh K. Das, Satoshi Ohtake and Hideo Fujiwara, “New DFT techniques of non-scan sequential circuits with complete fault efficiency<\/a>,” 8th IEEE Asian Test Symposium (ATS ’99), pp.263-268, Nov. 1999.<\/li>\n\n\n\n
          4. Satoshi Ohtake, Michiko Inoue and Hideo Fujiwara, “A method of test generation for weakly testable data paths using test knowledge extracted from RTL description<\/a>,” 8th IEEE Asian Test Symposium (ATS ’99), pp.5-12, Nov. 1999.<\/li>\n\n\n\n
          5. Satoshi Ohtake, Hiroki Wada, Toshimitsu Masuzawa and Hideo Fujiwara, “A non-scan DFT method at register-transfer level to achieve complete fault efficiency<\/a>,” Asia and South Pacific Design Automation Conference 2000 (ASP-DAC 2000), pp.599-604, Jan. 2000.<\/li>\n\n\n\n
          6. Satoshi Ohtake, Shintaro Nagai, Hiroki Wada and Hideo Fujiwara, “A DFT method at RTL based on fixed-control testability to achieve 100% fault efficiency,” 1st IEEE Workshop on RTL ATPG & DFT (WRTLT ’00), Sep. 2000.<\/li>\n\n\n\n
          7. Satoshi Ohtake, Shintaro Nagai, Hiroki Wada and Hideo Fujiwara, “A DFT method for RTL circuits to achieve complete fault efficiency based on fixed-control testability<\/a>,” Asia and South Pacific Design Automation Conference 2001 (ASP-DAC 2001), pp.331-334, Jan. 2001.<\/li>\n\n\n\n
          8. Debesh K. Das, Bhargab B. Bhattacharya, Satoshi Ohtake and Hideo Fujiwara, “Testable design of sequential circuits with improved fault efficiency<\/a>,” International Conference on VLSI Design 2001, pp.128-133, Jan. 2001.<\/li>\n\n\n\n
          9. Md. Altaf-Ul-Amin, Satoshi Ohtake and Hideo Fujiwara, “Design for hierarchical two-pattern testability of data paths<\/a>,” 10th IEEE Asian Test Symposium (ATS ’01), pp.11-16, Nov. 2001.<\/li>\n\n\n\n
          10. Shintaro Nagai, Satoshi Ohtake and Hideo Fujiwara, “A design for hierarchical testability for RTL data paths using extended data flow graphs,” 2nd IEEE Workshop on RTL ATPG and DFT (WRTLT ’01), pp.128-133, Nov. 2001.<\/li>\n\n\n\n
          11. Satoshi Ohtake, Shunjiro Miwa and Hideo Fujiwara, “A method of test generation for path delay faults in balanced sequential circuits<\/a>,” IEEE VLSI Test Symposium (VTS ’02), pp.321-327, May 2002.<\/li>\n\n\n\n
          12. Md. Altaf-Ul-Amin, Satoshi Ohtake and Hideo Fujiwara, “Design for two-pattern testability of controller-data path circuits<\/a>,” 11th IEEE Asian Test Symposium (ATS ’02), pp.73-79, Nov. 2002.<\/li>\n\n\n\n
          13. Satoshi Ohtake, Kouhei Ohtani and Hideo Fujiwara, “A method of test generation for path delay faults using stuck-at fault test generation algorithms<\/a>,” Design Automation and Test in Europe 2003 (DATE ’03), pp.310-315, Mar. 2003.<\/li>\n\n\n\n
          14. Tsuyoshi Iwagaki, Satoshi Ohtake and Hideo Fujiwara, “A path delay test generation method for sequential circuits based on reducibility to combinational test generation,” Digest of Papers of 8th IEEE European Test Workshop (ETW ’03), pp.307-312, May 2003.<\/li>\n\n\n\n
          15. Tsuyoshi Iwagaki, Satoshi Ohtake and Hideo Fujiwara, “An approach to non-scan design for delay fault testability of controllers,” 4th IEEE Workshop on RTL and High Level Testing (WRTLT ’03), pp.79-85, Nov. 2003.
            (WRTLT ’03 Best Paper Award received)<\/li>\n\n\n\n
          16. Tsuyoshi Iwagaki, Satoshi Ohtake and Hideo Fujiwara, “Reducibility of sequential test generation to combinational test generation for several delay fault models<\/a>,” 12th IEEE Asian Test Symposium (ATS ’03), pp.58-63, Nov. 2003.<\/li>\n\n\n\n
          17. Tsuyoshi Iwagaki, Satoshi Ohtake and Hideo Fujiwara, “A design methodology to realize delay testable controllers using state transition information<\/a>,” Proceedings of 9th IEEE European Test Symposium (ETS ’04), pp.168-173, May 2004.<\/li>\n\n\n\n
          18. Michel Renovell, Mariane Comte, Satoshi Ohtake and Hideo Fujiwara, “Electrical analysis of a domino logic cell with GOS faults<\/a>,” IEEE International Workshop on Current & Defect Based Testing, pp.34-41, May 2005.<\/li>\n\n\n\n
          19. Mariane Comte, Satoshi Ohtake, Hideo Fujiwara and Michel Renovell, “Electrical behavior of GOS faults in domino logic,” 8th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp.210-215, Apr. 2005.<\/li>\n\n\n\n
          20. Tsuyoshi Iwagaki, Satoshi Ohtake and Hideo Fujiwara, “Acceleration of transition test generation for acyclic sequential circuits utilizing constrained combinational stuck-at test generation<\/a>,” Proceedings of 10th IEEE European Test Symposium (ETS ’05), pp.48-53, May 2005.<\/li>\n\n\n\n
          21. Masato Nakazato, Satoshi Ohtake and Hideo Fujiwara, “Acceleration of test generation for sequential circuits using knowledge obtained from synthesis for testability,” 6th IEEE Workshop on RTL and High Level Testing (WRTLT ’05), pp.50-60, July 2005.
             (WRTLT ’05 Best Paper Award received)<\/li>\n\n\n\n
          22. Hiroyuki Iwata, Tomokazu Yoneda, Satoshi Ohtake and Hideo Fujiwara, “A DFT method for RTL data paths based on partially strong testability to guarantee complete fault efficiency<\/a>,” 14th IEEE Asian Test Symposium (ATS ’05), pp.306-311, Dec. 2005.<\/li>\n\n\n\n
          23. Yuki Yoshikawa, Satoshi Ohtake, Michiko Inoue and Hideo Fujiwara, “Design for testability based on single-port-change delay testing for data paths<\/a>,” 14th IEEE Asian Test Symposium (ATS ’05), pp.254-259, Dec. 2005.<\/li>\n\n\n\n
          24. Mariane Comte, Satoshi Ohtake, Hideo Fujiwara and Michel Renovell, “Electrical behavior of GOS fault affected domino logic cell<\/a>,” 3rd IEEE International Workshop on Electronic Design, Test & Applications (DELTA 2006), pp.183-189, Jan. 2006.
            (DELTA 2006 Best Paper Award received)<\/li>\n\n\n\n
          25. Ilia Polian, Bernd Becker, Masato Nakazato, Satoshi Ohtake and Hideo Fujiwara, “Period of grace: a new paradigm for efficient soft error hardening,” 18. ITG\/GI\/GMM Workshop Testmethoden und Zuverlassigkeit von Schaltungen und Systemen (in Germany), pp.41-45, Mar. 2006.<\/li>\n\n\n\n
          26. Yuki Yoshikawa, Satoshi Ohtake and Hideo Fujiwara, “An approach to reduce over-testing of path delay faults in data paths using RT-level information,” Digest of Papers of 11th IEEE European Test Symposium (ETS ’06), pp.146-151, May 2006.<\/li>\n\n\n\n
          27. Tsuyoshi Iwagaki, Satoshi Ohtake and Hideo Fujiwara, “A new test generation model for broadside transition testing of partial scan circuits<\/a>,” IFIP International Conference on Very Large Scale Integration (VLSI-SoC 2006), pp.308-313, Oct. 2006.<\/li>\n\n\n\n
          28. Ilia Polian, Bernd Becker, Masato Nakazato, Satoshi Ohtake and Hideo Fujiwara, “Low-cost hardening of image processing applications against soft errors systems<\/a>,” 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI (DFT ’06), pp.274-279, Oct. 2006.<\/li>\n\n\n\n
          29. Masato Nakazato, Satoshi Ohtake, Michiko Inoue and Hideo Fujiwara, “Design for testability of software-based self-test for processors<\/a>,” 15th IEEE Asian Test Symposium (ATS ’06), pp.375-380, Nov. 2006.<\/li>\n\n\n\n
          30. Satoshi Ohtake, Kosuke Yabuki and Hideo Fujiwara, “Delay testing for application-specific interconnects of FPGAs based on inphase structure,” Digest of papers of 12th IEEE European Test Symposium (ETS ’07), pp.131-136, May 2007.<\/li>\n\n\n\n
          31. Yuki Yoshikawa, Satoshi Ohtake and Hideo Fujiwara, “RTL don’t care path identification and synthesis for transforming don’t care paths into false paths,” 8th IEEE Workshop on RTL and High Level Testing (WRTLT ’07), pp.9-15, Oct. 2007.
            (WRTLT’07 Best Paper Award received)<\/li>\n\n\n\n
          32. Yuki Yoshikawa, Satoshi Ohtake and Hideo Fujiwara, “False path identification using RTL information and its application to over-testing reduction for delay faults<\/a>,” 16th IEEE Asian Test Symposium (ATS ’07), pp.65-68, Oct. 2007.<\/li>\n\n\n\n
          33. Tsuyoshi Iwagaki, Satoshi Ohtake, Mineo Kaneko and Hideo Fujiwara, “Efficient path delay test generation based on stuck-at test generation using checker circuitry<\/a>,” IEEE\/ACM International Conference on Computer-Aided Design (ICCAD ’07), pp.418-423, Nov. 2007.<\/li>\n\n\n\n
          34. Tsuyoshi Iwagaki and Satoshi Ohtake, “Generation of power-constrained scan tests and its difficulty<\/a>,” IEEE International Design and Test Workshop (IDT ’07), pp.71-76, Dec. 2007.<\/li>\n\n\n\n
          35. Satoshi Ohtake and Kewal K. Saluja, “A systematic scan insertion technique for asynchronous on-chip interconnects,” 1st International Workshop on the Impact of Low-Power Design on Test and Reliability (LPonTR), May 2008.<\/li>\n\n\n\n
          36. Hiroshi Iwata, Satoshi Ohtake and Hideo Fujiwara, “An approach to RTL-GL path mapping based on functional equivalence,” 9th IEEE Workshop on RTL and High Level Testing (WRTLT’08), pp.63-68, Nov. 2008.<\/li>\n\n\n\n
          37. Thomas Edison Yu, Tomokazu Yoneda, Satoshi Ohtake and Hideo Fujiwara, “Identifying non-robust untestable RTL paths in circuits with multi-cycle paths<\/a>,” 17th IEEE Asian Test Symposium (ATS’08), pp.125-130, Nov. 2008.<\/li>\n\n\n\n
          38. Yuki Yoshikawa, Satoshi Ohtake, Tomoo Inoue and Hideo Fujiwara, “Fast false path identification based on functional unsensitizability<\/a>,” Asia and South Pacific Design Automation Conference (ASP-DAC 2009), pp.660-665, Jan. 2009.<\/li>\n\n\n\n
          39. Satoshi Ohtake, Naotsugu Ikeda, Michiko Inoue and Hideo Fujiwara, “Unsensitizable path identification at RTL using high-level synthesis information,” 16th IEEE International Test Synthesis Workshop (ITSW 2009), Mar. 2009.<\/li>\n\n\n\n
          40. Yuki Yoshikawa, Satoshi Ohtake, Tomoo Inoue and Hideo Fujiwara, “A synthesis method to alleviate over-testing of delay faults based on RTL don’t care path identification<\/a>,” IEEE VLSI Test Symposium (VTS ’09), pp.71-76, May 2009.<\/li>\n\n\n\n
          41. Yasuo Sato, Seiji Kajihara, Yukiya Mimura, Tomokazu Yoneda, Satoshi Ohtake, Michiko Inoue and Hideo Fujiwara, “A circuit failure prediction mechanism (DART) for high field reliability<\/a>,” 8th IEEE International Conference on ASIC (ASICON2009), pp.581-584, Oct. 2009.<\/li>\n\n\n\n
          42. Michiko Inoue, Satoshi Ohtake, Yuichi Uemoto and Hideo Fujiwara, “Path-based resource binding to reduce delay fault test cost,” 10th IEEE Workshop on RTL and High Level Testing (WRTLT’09), pp.29-32, Nov. 2009.<\/li>\n\n\n\n
          43. Hiroshi Iwata, Satoshi Ohtake and Hideo Fujiwara, “Enabling false path identification from RTL for reducing design and test futileness<\/a>,” in Proceedings of 5th IEEE International Symposium on Electronic Design, Test & Applications (DELTA ’10), pp.20-25, Jan. 2010.<\/li>\n\n\n\n
          44. Satoshi Ohtake, Naotsugu Ikeda, Michiko Inoue and Hideo Fujiwara, “A method of unsensitizable path identification using high level design information<\/a>,” in Proceedings of 5th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS ’10), IEEE Xplore, Mar. 2010.<\/li>\n\n\n\n
          45. Satoshi Ohtake, Hiroshi Iwata and Hideo Fujiwara, “A synthesis method to propagate false path information from RTL to gate level<\/a>,” in Proceedings of 13th IEEE International Symposium on Design and Diagnostics of Electronic (DDECS ’10), pp.197-200, Apr. 2010.<\/li>\n\n\n\n
          46. Marie Engelene Jimenez Obien, Satoshi Ohtake, Hideo Fujiwara, “Delay fault ATPG for F-scannable RTL circuits<\/a>,” in Proceedings of IEEE International Symposium on Communications and Information Technologies (ISCIT’10), IEEE Xplore, Oct. 2010.<\/li>\n\n\n\n
          47. Marie Engelene Jimenez Obien, Satoshi Ohtake and Hideo Fujiwara, “Constrained ATPG for functional RTL circuits using F-scan<\/a>,” in Proceedings of IEEE International Test Conference (ITC’10), Paper 21.1, Oct. 2010.<\/li>\n\n\n\n
          48. Hiroshi Iwata, Satoshi Ohtake, Michiko Inoue and Hideo Fujiwara, “Bipartite full scan design: A DFT method for asynchronous circuits<\/a>,” in Proceedings of 19th IEEE Asian Test Symposium (ATS’10), pp.206-211, Dec. 2010.<\/li>\n\n\n\n
          49. Marie Engelene Jimenez Obien, Satoshi Ohtake and Hideo Fujiwara, “F-scan test generation model for delay fault testing at RTL using standard full scan ATPG<\/a>,” in Proceedings of IEEE European Test Symposium, p.203, May 2011.<\/li>\n\n\n\n
          50. Kazumi Hatayama, Yasuo Sato, Michiko Inoue, Tomokazu Yoneda, Yuta Yamato, Seiji Kajihara, Yukiya Miura and Satoshi Ohtake, “Functional safety enhancement using DART technology for dependable VLSIs,” IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN 2012), June 2012.<\/li>\n\n\n\n
          51. Yasuo Sato, Seiji Kajihara, Tomokazu Yoneda, Kazumi Hatayama, Michiko Inoue, Yukiya Miura, Satoshi Ohtake, Takumi Hasegawa, Motoyuki Sato and Kotaro Shimamura, “DART: dependable VLSI test architecture and its implementation<\/a>,” in Proceedings of IEEE International Test Conference, Nov. 2012.<\/li>\n\n\n\n
          52. Satoshi Ohtake, Seiji Kajihara, Yasuo Sato, Michiko Inoue, Kazumi Hatayama, Tomokazu Yoneda, Yuta Yamato and Yukiya Miura, “On-chip delay measurement with field test architecture DART,” IEEE\/ACM Workshop on Variability Modeling and Characterization 2012, Nov. 2012.<\/li>\n\n\n\n
          53. Takanori Moriyasu and Satoshi Ohtake, “A method of LFSR seed generation for scan-based BIST using constrained ATPG<\/a>,” in Proceedings of 2013 Seventh International Conference on Complex, Intelligent, and Software Intensive Systems (5th International Workshop on Virtual Environment and Network-Oriented Applications), pp.755-759, July 2013.<\/li>\n\n\n\n
          54. Taro Honda and Satoshi Ohtake, “A method of LFSR seed generation for delay fault BIST using constrained ATPG,” 15th IEEE Workshop on RTL and High Level Testing (WRTLT’14), pp.20-25, Nov. 2014.<\/li>\n\n\n\n
          55. Shuichi Sato and Satoshi Ohtake, “A delay measurement mechanism for asynchronous circuits of bundled-data model,” 15th IEEE Workshop on RTL and High Level Testing (WRTLT’14), pp.84-89\uff0cNov. 2014.<\/li>\n\n\n\n
          56. Takanori Moriyasu and Satoshi Ohtake, “A method of one-pass seed generation for LFSR-based deterministic\/pseudo-random testing of static faults<\/a>,” in Proceedings of Latin American Test Symposium, March 2015.<\/li>\n\n\n\n
          57. Syuichi Sato and Satoshi Ohtake, “A delay measurement mechanism for asynchronous circuits of bundled-data model<\/a>,” in Proceedings of IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems 2015, pp.243-248, April 2015.<\/li>\n\n\n\n
          58. Renji Ono and Satoshi Ohtake, “A method of diagnostic test generation for transition faults<\/a>,” in Proceedings of IEEE Pacific Rim International Symposium on Dependable Computing 2015, pp.273-278, Nov. 2015.<\/li>\n\n\n\n
          59. Sho Kano and Satoshi Ohtake, “A field test architecture for circuits configured on FPGAs”, 16th IEEE Workshop on RTL and High Level Testing (WRTLT’15), Nov. 2015.<\/li>\n\n\n\n
          60. Kosuke Sawaki and Satoshi Ohtake, “A method of LFSR seed generation for hierarchical BIST<\/a>,” in Proceedings of 10th IEEE International Design and Test Symposium, pp.118-123, Dec. 2015.<\/li>\n\n\n\n
          61. Daichi Shimazu and Satoshi Ohtake, “An approach to LFSR-based X-masking for built-in self-test<\/a>,” in Proceedings of 18th IEEE Latin American Test Symposium, Mar. 2017.<\/li>\n\n\n\n
          62. Yui Uehara, Satoshi Ohtake and Takamoto Fukura, “A mash temperature monitoring system for sake brewing<\/a>,” in Proceedings of IEEE International Conference on Consumer Electronics – Taiwan, May 2018.<\/li>\n\n\n\n
          63. Yushiro Hiramoto and Satoshi Ohtake, “A method of hardware-Trojan detection using design verification techniques<\/a>,” in Proceedings of 12th International Conference on Complex, Intelligent, and Software Intensive Systems (10th International Workshop on Virtual Environment and Network-Oriented Applications), July 2018.<\/li>\n\n\n\n
          64. Yui Uehara and Satoshi Ohtake, “Factory environment monitoring: a Japanese tea manufacturer\u2019s case<\/a>,” in Proceedings of 37th IEEE International Conference on Consumer Electronics, Jan. 2019.<\/li>\n\n\n\n
          65. Yui Uehara, Satoshi Ohtake and Takayuki Karyu, “A koji temperature monitoring system<\/a>,” in Proceedings of IEEE International Conference on Consumer Electronics – Taiwan, May 2019.<\/li>\n\n\n\n
          66. Yui Uehara, Satoshi Ohtake and Takamoto Fukura, “Monitoring sake brewing processes with compact wireless sensors<\/a>,” in Proceedings of IEEE International Conference on Consumer Electronics – Berlin, Sep. 2019.<\/li>\n\n\n\n
          67. Yushiro Hiramoto, Satoshi Ohtake, Hiroshi Takahashi, “A built-in self-diagnosis mechanism for delay faults based on self-generation of expected signatures<\/a>,” in Proceedings of 28th IEEE Asian Test Symposium (ATS’19), Dec. 2019.<\/li>\n\n\n\n
          68. Yuta Nakano and Satoshi Ohtake, “Compacted seed generation for built-in self-diagnosis of delay faults,” IEEE Workshop on RTL and High Level Testing, Dec. 2019.<\/li>\n\n\n\n
          69. Suguru Rikino, Yushiro Hiramoto and Satoshi Ohtake, “Test generation for hardware Trojan detection using the delay difference of a pair of independent paths,” IEEE Workshop on RTL and High Level Testing, Dec. 2019.<\/li>\n\n\n\n
          70. Yui Uehara and Satoshi Ohtake, “Temperature monitoring in Shinkansen signal and communication house<\/a>,” in Proceedings of IEEE International Conference on Consumer Electronics, Jan. 2020.<\/li>\n\n\n\n
          71. Kotaro Iwamoto and Satoshi Ohtake, “A warning system with multiple sensors for avoiding collision of bicycles<\/a>,” in Proceedings of IEEE International Conference on Consumer Electronics – Taiwan, Sep. 2020.<\/li>\n\n\n\n
          72. Yuki Echigo and Satoshi Ohtake, “Vibration measurement of signal bonds for Shinkansen<\/a>, ” in Proceedings of IEEE International Conference on Consumer Electronics, Jan. 2021.<\/li>\n\n\n\n
          73. Tsuneo Kagawa, Masaya Ikemoto and Satoshi Ohtake\uff0c”A robust method of IC seating inspection in burn-in sockets using Hough transform<\/a>,” in Proceedings of IEEE International Conference on Consumer Electronics – Taiwan, July 2022.<\/li>\n\n\n\n
          74. Shunsuke Mukai and Satoshi Ohtake, “Field monitoring system for frost damage warning and quality difference analysis of tea leaves<\/a>,” in Proceedings of IEEE International Conference on Consumer Electronics – Taiwan, July 2023.<\/li>\n\n\n\n
          75. Toshiyuki Haramaki and Satoshi Ohtake, “A Method of controlling devices remotely in online embedded system engineer training<\/a>,” in Proceedings of IEEE International Conference on Consumer Electronics – Taiwan, July 2023.<\/li>\n\n\n\n
          76. Funakoshi Miyabi and Satoshi Ohtake, “Hardware implementation of constant monitoring system of fetal heart sounds<\/a>,” in Proceedings of IEEE International Conference on Consumer Electronics – Taiwan, July 2023.<\/li>\n\n\n\n
          77. Shunsuke Mukai and Satoshi Ohtake, “Vibration measurement experiment of rails at Shinkansen rail yard in Kumamoto<\/a>,” in Proceedings of IEEE General Conference on Consumer Electronics, Oct. 2023.<\/li>\n\n\n\n
          78. Shunsuke Mukai, Yuto Kamei, Shigeki Matsubara and Satoshi Ohtake, “Vibration Measurement and Analysis of Rails and Signal Bonds on the Kyushu Shinkansen<\/a>,” in Proceedings of IEEE International Conference on Consumer Electronics-Asia, Nov. 2024.<\/li>\n\n\n\n
          79. Yuto Kamei, Akari Wakabayashi, Satoshi Ohtake, “IoT-Enabled Sake Brewing Data Management<\/a>,” in Proceedings of IEEE International Conference on Consumer Electronics – Taiwan, July 2025.<\/li>\n\n\n\n
          80. Noboru Daimon, Tsuneo Kagawa, Satoshi Ohtake, “IC Seating Inspection Using Laser Reflection Imaging and PaDiM<\/a>,” in Proceedings of IEEE Global Conference on Consumer Electronics, Nov. 2025.<\/li>\n<\/ol>\n\n\n\n

            \u3010\u7814\u7a76\u4f1a\u4e88\u7a3f\u3011<\/h3>\n\n\n\n
              \n
            1. Satoshi Ohtake and Hideo Fujiwara, “Test generation time reduction for sequential circuits by extracting circuit structure,” Proceedings of the IEICE General Conference 1996, Vol.1996ISS, No.1, pp. 323-324, Mar. 1996. (In Japanese)<\/li>\n\n\n\n
            2. Satoshi Ohtake, Tomoo Inoue and Hideo Fujiwara, “An approach to sequential test generation by circuit pseudo-transformation,” Technical Report of IEICE (FTS96-42), Vol. 96, No. 291, Oct. 1996. (In Japanese)<\/li>\n\n\n\n
            3. Satoshi Ohtake, Toshimitsu Masuzawa and Hideo Fujiwara, “A non-scan DFT method for controllers to provide complete fault efficiency,” Technical Report of IEICE (FTS97-63), Vol.97, No.419, Dec. 1997. (In Japanese)<\/li>\n\n\n\n
            4. Debesh K. Das, Satoshi Ohtake and Hideo Fujiwara, “New DFT techniques of non-scan sequential circuits with complete fault efficiency,” Technical Report of IEICE (FTS98-115), Vol.98, No.488, pp.73-80, Dec. 1998.<\/li>\n\n\n\n
            5. Satoshi Ohtake, Hiroki Wada, Toshimitsu Masuzawa and Hideo Fujiwara, “A Non-scan DFT method at register-transfer level to achieve complete fault efficiency,” Technical Report of IEICE (VLD99-81, ICD99-210, FTS99-59), Vol.99, No.479, pp.47-54, Nov. 1999. (In Japanese)<\/li>\n\n\n\n
            6. Shintaro Nagai, Hiroki Wada, Satoshi Ohtake and Hideo Fujiwara, “A non-scan DFT method for RTL circuits based on fixed-control testability,” Technical Report of IEICE (VLD99-101), pp.29-36, Jan. 2000. (In Japanese)<\/li>\n\n\n\n
            7. Md. Altaf-Ul-Amin, Satoshi Ohtake and Hideo Fujiwara, “Analyzing path delay fault testability of RTL data paths: a non-scan approach,” Technical Report of IEICE (FTS2000-71, VLD2000-106, ICD2000-163), Vol. 100, No. 473, pp.221-226, Nov. 2000.<\/li>\n\n\n\n
            8. Shunjiro Miwa, Satoshi Ohtake,  and Hideo Fujiwara, “A new class of sequential circuits with combinational test generation complexity for path delay faults,” Technical Report of IEICE (FTS2000-87), Vol. 100, No. 620, pp.9-16, Feb. 2001. (In Japanese)<\/li>\n\n\n\n
            9. Shintaro Nagai, Satoshi Ohtake and Hideo Fujiwara, “A Design for hierarchical testability for RTL data paths using extended data flow graph,” Technical Report of IEICE (VLD2001-106, ICD2001-151, FTS2001-53), Vol. 101, No. 467, pp.103-108, Nov. 2001. (In Japanese)<\/li>\n\n\n\n
            10. Tsuyoshi Iwagaki, Satoshi Ohtake and Hideo Fujiwara, “A method of partially enhanced scan design for path delay faults based on discontinuous reconvergence structure,” Technical Report of IEICE  (FTS2001-84), Vol. 101, No. 658, pp.53-60, Feb. 2002. (In Japanese)<\/li>\n\n\n\n
            11. Md. Altaf-Ul-Amin, Satoshi Ohtake and Hideo Fujiwara, “Design for two-pattern testability of controller-data path circuits,” Technical Report of IEICE (FTS2001-85), Vol. 101, No. 658, pp.61-67, Feb. 2002.<\/li>\n\n\n\n
            12. Kouhei Ohtahi, Satoshi Ohtake and Hideo Fujiwara, “A method of test generation for path delay faults using stuck-at fault test generation algorithms,” Technical Report of IEICE (FTS2001-86), Vol. 101, No. 658, pp.69-75, Feb. 2002. (In Japanese)<\/li>\n\n\n\n
            13. Shintaro Nagai, Satoshi Ohtake and Hideo Fujiwara, “A DFT method for RTL data paths based on strong testability to reduce test application time,” Technical Report of IEICE (DC2002-84), Vol. 102, No. 658, pp.31-36, Feb. 2003. (In Japanese)<\/li>\n\n\n\n
            14. Tsuyoshi Iwagaki, Satoshi Ohtake and Hideo Fujiwara, “A method of design for delay fault testability of controllers,” Technical Report of IEICE (DC2003-38), Vol. 103, No. 476, pp.25-30, Nov. 2003.<\/li>\n\n\n\n
            15. Yuu Murata, Satoshi Ohtake and Hideo Fujiwara, “A method of DFT for data paths using bit-match function,” Technical Report of IEICE (DC2004-58), Vol. 104, No. 478, pp.67-72, Dec. 2004. (In Japanese)<\/li>\n\n\n\n
            16. Yuki Yoshikawa, Satoshi Ohtake, Michiko Inoue and Hideo Fujiwara, “Design for testability based on single-port-change delay fault testing for data paths,” Technical Report of IEICE (DC2004-58), Vol. 104, No. 478, pp.73-78, Dec. 2004. (In Japanese)<\/li>\n\n\n\n
            17. Tsuyoshi Iwagaki, Satoshi Ohtake and Hideo Fujiwara, “Equivalence of sequential transition test generation and constrained combinational stuck-at test generation,” Technical Report of IEICE (DC2004-96), Vol. 104, No. 664, pp.27-32, Feb. 2005.<\/li>\n\n\n\n
            18. Hiroyuki Iwata, Tomokazu Yoneda, Satoshi Ohtake and Hideo Fujiwara, “Design for partially strong testability of data paths to guarantee complete fault efficiency,” Technical Report of IEICE (DC2004-92), Vol. 104, No. 664, pp.1-6, Feb. 2005. (In Japanese)<\/li>\n\n\n\n
            19. Masato Nakazato, Satoshi Ohtake and Hideo Fujiwara, “Acceleration of test generation for sequential circuit using knowledge obtained from synthesis for testability,” Technical Report of IEICE (DC2004-97), Vol. 104, No. 664, pp.33-38, Feb. 2005. (In Japanese)<\/li>\n\n\n\n
            20. Kousuke Yabuki, Satoshi Ohtake and Hideo Fujiwara, “Delay testing for application-specific interconnects of FPGAs based on inphase structure,” Technical Report of IEICE, Vol. 105, No. 442, pp.1-6, Dec. 2005. (In Japanese)<\/li>\n\n\n\n
            21. Tsuyoshi Iwagaki, Satoshi Ohtake and Hideo Fujiwara, “A broadside test generation method for transition faults in partial scan circuits,” IEICE Technical Report (DC2005-54), Vol. 105, No. 443, pp.7-12, Dec. 2005.<\/li>\n\n\n\n
            22. Nobuhiro Yamagata, Masato Nakazato, Kazuko Kambe, Tomokazu Yoneda, Satoshi Ohtake, Michiko Inoue and Hideo Fujiwara, “DFT of instruction-based self-test for non-pipelined,” Technical Report of IEICE (DC2005-73), Vol. 105, No. 607, pp.7-12, Feb. 2006. (In Japanese)<\/li>\n\n\n\n
            23. Masato Nakazato, Satoshi Ohtake, Michiko Inoue and Hideo Fujiwara, “Design for testability of software-based self-test for processors,” Technical Report of IEICE (ICD2006-48), Vol. 106, No. 92, pp.49-54, June 2006. (In Japanese)<\/li>\n\n\n\n
            24. Tsuyoshi Iwagaki, Satoshi Ohtake, Mineo Kaneko and Hideo Fujiwara, “A test generation framework using checker circuits and its application to path delay test generation,” Technical Report of IEICE (CAS2006-76), Vol. 106, No. 512, pp.37-42, Jan. 2007.<\/li>\n\n\n\n
            25. Yuki Yoshikawa, Satoshi Ohtake and Hideo Fujiwara, “Reduction in over-testing of delay faults through false paths identification using RTL information,” Technical Report of IEICE (DC2006-87), Vol. 106, No. 528, pp.43-48, Feb. 2007.<\/li>\n\n\n\n
            26. Naotsugu Ikeda, Satoshi Ohtake, Michiko Inoue and Hideo Fujiwara, ” RTL false path identification using high level synthesis information,” Technical Report of IEICE (DC2007-77), Vol. 107, No. 482, pp.63-68, Feb. 2008. (In Japanese)<\/li>\n\n\n\n
            27. Hiroshi Iwata, Satoshi Ohtake and Hideo Fujiwara, “An approach to RTL-GL path mapping based on functional equivalence,” Technical Report of IEICE (VLD2008-34), Vol. 108, No. 107, pp.13-18, June 2008. (In Japanese)<\/li>\n\n\n\n
            28. Yuichi Uemoto, Satoshi Ohtake, Michiko Inoue and Hideo Fujiwara, “Resource Binding to Minimize the Number of RTL paths,” Technical Report of IEICE(DC2008-77), Vol.108, No.431, pp.55-60, Feb. 2009. (In Japanese)<\/li>\n\n\n\n
            29. Tomokazu Yoneda, Satoshi Ohtake, Michiko Inoue and Hideo Fujiwara, “An approach to temperature control during VLSI test,” Proceedings of the IEICE General Conference, Vol. D-10-18, pp.161, Mar. 2009.<\/li>\n\n\n\n
            30. Hiroshi Iwata, Satoshi Ohtake, Michiko Inoue and Hideo Fujiwara, “A full scan design method for asynchronous sequential circuits based on C-element scan paths,” Technical Report of IEICE (DC2010-8), Vol.110, No.106, pp.1-6, June 2010.<\/li>\n\n\n\n
            31. Eri Murata, Satoshi Ohtake and Yasuhiko Nakashima, “A method of thermal uniformity control during BIST,” Technical Report of IEICE (DC2011-62), Vol.111, No.325, pp.197-202, Nov. 2011. (In Japanese)<\/li>\n\n\n\n
            32. Koki Uchida, Eri Murata, Satoshi Ohtake and Yasuhiko Nakashima, “A test generation method for synchronously designed QDI circuits,” Technical Report of IEICE (DC2011-83), Vol.111, No.435, Feb. 2012. (In Japanese)<\/li>\n\n\n\n
            33. Takanori Moriyasu amd Satoshi Ohtake, “A method of deterministic LFSR seed generation for scan-based BIST,” Technical Report of IEICE (DC2013-11), vol.113, no.104, pp.7-12, June 2013. (In Japanese)<\/li>\n\n\n\n
            34. Taro Honda and Satoshi Ohtake, “A method of LFSR seed generation for delay fault BIST,” Technical Report of IEICE (DC2013-58), Vol.113, No.321, pp.227-231, Nov. 2013. (In Japanese)<\/li>\n\n\n\n
            35. Hiroyuki Nakashima and Satoshi Ohtake, “A method of high quality transition test generation using RTL information,” Technical Report of IEICE (DC2013-60), Vol.113, No.321, pp.239-244, Nov. 2013. (In Japanese)<\/li>\n\n\n\n
            36. Syuichi Sato and Satoshi Ohtake, “A delay measurement mechanism for asynchronous circuits of bundled-data,” IPSJ SIG Technical Report (Hinokuni Joho Symposium 2014), 1A-2, pp.1-8, Mar. 2014. (In Japanese)<\/li>\n\n\n\n
            37. Renji Ono and Satoshi Ohtake, “A method of diagnostic test generation for transition faults,” IPSJ SIG Technical Report (Hinokuni Joho Symposium 2014), 4A-4, pp.1-6, Mar. 2014. (In Japanese)<\/li>\n\n\n\n
            38. Shogo Tetsukawa, Seiya Miyamoto, Satoshi Ohtake, Yoshiyuki Nakamura, “A method of burn-in fail prediction for LSIs based on supervised learning using cluster analysis,” Technical Report of IEICE (DC2014-64), Vol.114 , No.329, pp.251-256, Nov. 2014. (In Japanese)<\/li>\n\n\n\n
            39. Kosuke Sawaki and Satoshi Ohtake, “A method of LFSR seed generation for hierarchical BIST,” Technical Report of IEICE (DC2014-85), Vol.114, No.446, pp.43-48, Feb. 2015. (In Japanese)<\/li>\n\n\n\n
            40. Daichi Shimazu and Satoshi Ohtake, “An approach to LFSR\/MISR seed generation for delay fault BIST,” Technical Report of IEICE (DC2015-66), Vol.115, No.339, pp.213-218, Dec. 2015. (In Japanese)<\/li>\n\n\n\n
            41. Hiroki, Ueda, Daichi Shimazu and Satoshi Ohtake, “Design of BIST with soft error resilience for testing FPGAs,” Technical Report of IEICE (DC2015-67), Vol.115, No.339, pp.219-224, Dec. 2015. (In Japanese)<\/li>\n\n\n\n
            42. Hayato Minamizono and Satoshi Ohtake, “A method of LFSR seed generation for on-chip fault diagnosis,” Technical Report of IEICE (DC2016-58), Vol.116, No.331, pp.117-122, Nov, 2016. (In Japanese)<\/li>\n\n\n\n
            43. Daichi Yuruki, Satoshi Ohtake and Yoshiyuki Nakamura, “An approach to performance improvement of machine learning based fail chip discrimination,” Technical Report of IEICE(DC2016-77), Vol.116, No.466, pp. 17-22, Feb. 2017. (In Japanese)<\/li>\n\n\n\n
            44. Keisuke Kagawa, Fumiya Yano, Senling Wang, Yoshinobu Higami, Hiroshi Takahashi and Satoshi Ohtake, “Built-In Self Diagnosis Architecture for Logic Design,” Technical Report of IEICE(DC2016-76), Vol.116, No.466, pp. 11-16, Feb. 2017. (In Japanese)<\/li>\n\n\n\n
            45. Kyonosuke Watanabe and Satoshi Ohtake, “A method of LFSR seed generation for improvement of delay fault BIST,” Technical Report of IEICE(DC2017-41), Vol.117, No.274, pp. 49-54, Nov. 2017. (In Japanese)<\/li>\n\n\n\n
            46. Daichi Yuruki, Satoshi Ohtake and Yoshiyuki Nakamura, “An approach to selection of classifiers and their thresholds for machine learning based fail chip prediction,” Technical Report of IEICE(DC2017-42), Vol.117, No.274, pp. 55-60, Nov. 2017. (In Japanese)<\/li>\n\n\n\n
            47. Yushiro Hiramoto, Satoshi Ohtake, Hiroshi Takahashi, “A built-in self-diagnosis mechanism based on self-generation of expected signatures,” Technical Report of IEICE(DC2018-76), Vol.118, No.456, pp. 31-36, Feb. 2019. (In Japanese)<\/li>\n\n\n\n
            48. Suguru Rikino, Yushiro Hiramoto and Satoshi Ohtake. “Test generation for hardware Trojan detection using the delay difference of a pair of independent paths,” Technical Report of IEICE(DC2019-70), pp. 151-155, Nov. 2019.<\/li>\n\n\n\n
            49. Yuta Nakano and Satoshi Ohtake, “Compacted seed generation for built-in self-diagnosis of delay faults,” Technical Report of IEICE(DC2019-68), pp. 139-143, Nov. 2019. (In Japanese)<\/li>\n\n\n\n
            50. Ryunosuke Oka, Satoshi Ohtake and Kouichi Kumaki, “Defective chip prediction modeling using convolutional neural networks,” Technical Report of IEICE(DC2019-87), pp. 7-12, Feb. 2020. (In Japanese)<\/li>\n\n\n\n
            51. Yuki Echigo and Satoshi Ohtake, “Vibration measurement of signal bonds for Shinkansen, “Technical Report of IEICE(DC2020-65), pp. 33-38, Dec. 2020. (In Japanese)<\/li>\n\n\n\n
            52. \u8af8\u5ca1, \u84ee, \u8cc0\u5ddd, \u7d4c\u592b, \u5927\u7af9, \u54f2\u53f2, “AR\u30e9\u30f3\u30c9\u30de\u30fc\u30af\u3092\u7528\u3044\u305f\u89b3\u5149\u6848\u5185\u652f\u63f4\u30c4\u30fc\u30eb\u306e\u958b\u767a, “\u7b2c83\u56de\u5168\u56fd\u5927\u4f1a\u8b1b\u6f14\u8ad6\u6587\u96c6 2021(1), pp. 253-254 2021\u5e743\u6708<\/li>\n\n\n\n
            53. Kotaro Iwamoto and Satoshi Ohtake, “SAT-based LFSR Seed Generation for Delay Fault BIST,”  Technical Report of IEICE(DC2020-65), IEICE(DC2021-74), pp. 57-62, Mar. 2022. (In Japanese)<\/li>\n\n\n\n
            54. \u8af8\u5ca1, \u84ee, \u8cc0\u5ddd, \u7d4c\u592b, \u5927\u7af9, \u54f2\u53f2, “AR\u6280\u8853\u3092\u7528\u3044\u305f\u89b3\u5149\u8005\u5411\u3051\u5730\u57df\u60c5\u5831\u63d0\u793a\u30c4\u30fc\u30eb\u306e\u958b\u767a, “\u7b2c84\u56de\u5168\u56fd\u5927\u4f1a\u8b1b\u6f14\u8ad6\u6587\u96c6 2022(1), pp. 201-202 2022\u5e742\u6708<\/li>\n\n\n\n
            55. \u8229\u8d8a \u96c5, \u5927\u7af9 \u54f2\u53f2, “\u80ce\u5150\u5fc3\u97f3\u5e38\u6642\u30e2\u30cb\u30bf\u30ea\u30f3\u30b0\u30b7\u30b9\u30c6\u30e0\u306e\u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u5b9f\u88c5, “\u706b\u306e\u56fd\u60c5\u5831\u30b7\u30f3\u30dd\u30b8\u30a6\u30e02023, pp. 1-6, 2023\u5e743\u6708<\/li>\n\n\n\n
            56. \u91ce\u9593\u65ed\u5a9b, \u5927\u7af9\u54f2\u53f2, “\u30cf\u30fc\u30c9\u30a8\u30e9\u30fc\u8010\u6027\u3092\u8003\u616e\u3057\u305f\u9ad8\u4f4d\u5408\u6210\u306e\u4e00\u624b\u6cd5, “\u96fb\u5b50\u60c5\u5831\u901a\u4fe1\u5b66\u4f1a\u6280\u8853\u7814\u7a76\u5831\u544a 124(374), pp. 37-42, 2025\u5e742\u6708<\/li>\n\n\n\n
            57. \u8cc0\u5ddd\u7d4c\u592b, \u4e2d\u4e0a\u8f1d\u4e00, \u5927\u7af9\u54f2\u53f2, “LSI\u4e0d\u826f\u4e88\u6e2c\u306b\u304a\u3051\u308b\u30d9\u30a4\u30ba\u6df1\u5c64\u5b66\u7fd2\u306e\u9069\u7528\u3068\u305d\u306e\u691c\u8a0e, “\u706b\u306e\u56fd\u60c5\u5831\u30b7\u30f3\u30dd\u30b8\u30a6\u30e02025, 2025\u5e743\u6708<\/li>\n\n\n\n
            58. \u5ca1\u7559\u5fd7\u6b69, \u5927\u7af9\u54f2\u53f2, “FPGA\u306e\u7279\u5b9a\u7528\u9014\u5411\u3051\u69cb\u6210\u306b\u304a\u3051\u308b\u81ea\u5df1\u52a3\u5316\u691c\u77e5\u30c6\u30b9\u30c8, “2025\u5e74\u5ea6\u96fb\u6c17\u30fb\u60c5\u5831\u95a2\u4fc2\u5b66\u4f1a\u4e5d\u5dde\u652f\u90e8\u9023\u5408\u5927\u4f1a, 2025\u5e749\u6708<\/li>\n\n\n\n
            59. \u9577\u8c37\u90e8\u5065\u592a, \u5927\u7af9\u54f2\u53f2, “\u675f\u30c7\u30fc\u30bf\u65b9\u5f0f\u306e\u975e\u540c\u671f\u5f0f\u30d7\u30ed\u30bb\u30c3\u30b5\u306b\u5bfe\u3059\u308b\u53ef\u5909\u9045\u5ef6\u7d20\u5b50\u3092\u7528\u3044\u305f\u9ad8\u4fe1\u983c\u5316, “2025\u5e74\u5ea6\u96fb\u6c17\u30fb\u60c5\u5831\u95a2\u4fc2\u5b66\u4f1a\u4e5d\u5dde\u652f\u90e8\u9023\u5408\u5927\u4f1a, 2025\u5e749\u6708<\/li>\n\n\n\n
            60. \u6c96\u672c\u660e\u826f, \u5927\u7af9\u54f2\u53f2, “\u30d7\u30ed\u30bb\u30c3\u30b5\u306eALU\u306b\u5bfe\u3059\u308b\u547d\u4ee4\u30ec\u30d9\u30eb\u9077\u79fb\u6545\u969c\u30c6\u30b9\u30c8, “2025\u5e74\u5ea6\u96fb\u6c17\u30fb\u60c5\u5831\u95a2\u4fc2\u5b66\u4f1a\u4e5d\u5dde\u652f\u90e8\u9023\u5408\u5927\u4f1a, 2025\u5e749\u6708<\/li>\n\n\n\n
            61. \u6ff1\u6751\u5fc3\u4e4b\u4e1e, \u5927\u7af9\u54f2\u53f2, “RISC-V\u30d7\u30ed\u30bb\u30c3\u30b5\u306b\u304a\u3051\u308b\u547d\u4ee4\u30ec\u30d9\u30eb\u64ec\u4f3c\u4e71\u6570\u30c6\u30b9\u30c8\u306e\u6709\u52b9\u6027\u8a55\u4fa1, “\u4fe1\u5b66\u6280\u5831,  2025\u5e7412\u6708<\/li>\n\n\n\n
            62. \u9ad8\u6a4b\u8056\u4eba, \u5927\u7af9\u54f2\u53f2, “\u53ef\u5909\u30af\u30ed\u30c3\u30af\u5236\u5fa1TDC\u3092\u7528\u3044\u305fFPGA\u4e0a\u306e\u30d1\u30b9\u9045\u5ef6\u6e2c\u5b9a\u624b\u6cd5, “\u4fe1\u5b66\u6280\u5831, 2025\u5e7412\u6708<\/li>\n\n\n\n
            63. \u5ca1\u7559\u5fd7\u6b69, \u5927\u7af9\u54f2\u53f2, “FPGA\u306e\u7279\u5b9a\u7528\u9014\u69cb\u6210\u306b\u304a\u3051\u308b\u52a3\u5316\u691c\u77e5\u306e\u305f\u3081\u306e\u81ea\u5df1\u30c6\u30b9\u30c8, “\u4fe1\u5b66\u6280\u5831, 2025\u5e7412\u6708<\/li>\n<\/ol>\n\n\n\n

              \u3010\u62db\u5f85\u8ad6\u6587\u3011<\/h3>\n\n\n\n
                \n
              1. Michiko Inoue, Satoshi Ohtake and Hideo Fujiwara, “Partial Scan Designs Equivalent to Full Scan Designs,” Proceedings of the IEICE General Conference 2002 (SD-2-10), Vol.2002ISS, No.1, Mar. 2002. (In Japanese)<\/li>\n\n\n\n
              2. Satoshi Ohtake, Michiko Inoue and Hideo Fujiwara, “High level design for testability,” Proceedings of the IEICE General Conference 2002 (SD-2-11), Vol.2002ISS, No.1, Mar. 2002. (In Japanese)<\/li>\n\n\n\n
              3. Yasuo Sato, Seiji Kajihara, Michiko Inoue, Tomokazu Yoneda, Satoshi Ohtake, Hideo Fujiwara and Yukiya Miura “Circuit failure prediction by field test (DART) with delay-shift measurement mechanism,” Technical Report of IEICE (ICD2010), pp.5-10, Aug. 2010.<\/li>\n<\/ol>\n\n\n\n

                \u3010\u62db\u5f85\u8b1b\u6f14\uff0f\u30bb\u30df\u30ca\u30fc\u3011<\/h3>\n\n\n\n
                  \n
                1. Satoshi Ohtake, “A Method of Test Generation for Weakly Testable Data Paths Using Test Knowledge Extracted from RTL Description,” Chulalongkorn University, Bangkok, Thailand, Jan. 2002.<\/li>\n\n\n\n
                2. Satoshi Ohtake, “Non-Scan DFT Method at Register-Transfer Level to Achieve Complete Fault Efficiency,” Chulalongkorn University, Bangkok, Thailand, Jan. 2002.<\/li>\n\n\n\n
                3. Satoshi Ohtake, “Partial Scan Designs for Delay Testing,” Jadavpur University, Kolkata, India, Dec. 2005.<\/li>\n\n\n\n
                4. Satoshi Ohtake and Tomoo Inoue, “Register Transfer Level Design for Testability,” 27th STARC Seminar, Semiconductor Technology Academic Research Center (STARC), Dec. 2007. (In Japanese)<\/li>\n\n\n\n
                5. Satoshi Ohtake, “False Path Identification Using RTL Design Information,” University of Wisconsin – Madison, Mar. 2009.<\/li>\n\n\n\n
                6. Satoshi Ohtake, “Recent techniques of asynchronous circuit testing,” 61st FTC Workshop, Odaicho, Mie, July 2009. (In Japanese)<\/li>\n<\/ol>\n\n\n\n

                  \u3010\u7279\u8a31\u3011<\/h3>\n\n\n\n
                    \n
                  1. Title: Testable integrated circuit, integrated circuit design-for-testability method, and computer-readable medium storing a program for implementing the design-for-testability method,
                          Inventers: Hideo Fujiwara, Toshimitsu Masuzawa and Satoshi Ohtake,
                          Patent No.: Japan: No.3243207 (Oct. 19, 2001), USA: No.6334200B1, Taiwan: No.111808, EPC: No.98121985.0.<\/li>\n\n\n\n
                  2. Title: Integrated circuit with design for testability and method for designing the same,
                          Inventers: Hideo Fujiwara, Toshimitsu Masuzawa and Satoshi Ohtake,
                          Patent No.: Japan: No.3349123 (Sep. 13, 2002), USA: No.09\/699478, Korea: No.2000-64278, Taiwan: No.89122752, Germany: No.1005272.3.<\/li>\n\n\n\n
                  3. \u540d\u79f0: \u30b9\u30ad\u30e3\u30f3\u975e\u540c\u671f\u8a18\u61b6\u7d20\u5b50\u304a\u3088\u3073\u305d\u308c\u3092\u5099\u3048\u305f\u534a\u5c0e\u4f53\u96c6\u7a4d\u56de\u8def\u306a\u3089\u3073\u306b\u305d\u306e\u8a2d\u8a08\u65b9\u6cd5\u304a\u3088\u3073\u30c6\u30b9\u30c8\u30d1\u30bf\u30fc\u30f3\u751f\u6210\u65b9\u6cd5
                    \u767a\u660e\u8005: \u5927\u7af9\u54f2\u53f2, \u5ca9\u7530\u5927\u5fd7, \u4e95\u4e0a\u7f8e\u667a\u5b50
                    \u7279\u8a31\u7b2c5761819\u53f7\uff08\u767b\u9332\u65e5 2015\u5e746\u670819\u65e5\uff09 <\/li>\n\n\n\n
                  4. Title: Asynchronous memory element for scanning
                          Inventors: Hiroshi Iwata, Michiko Inoue
                          United States Patent 9991006 (June 5, 2018)<\/li>\n\n\n\n
                  5. \u540d\u79f0: \u30b9\u30ad\u30e3\u30f3BIST\u306eLFSR\u30b7\u30fc\u30c9\u751f\u6210\u6cd5\u53ca\u3073\u305d\u306e\u30d7\u30ed\u30b0\u30e9\u30e0\u3092\u8a18\u61b6\u3059\u308b\u8a18\u61b6\u5a92\u4f53
                    \u767a\u660e\u8005: \u5927\u7af9\u54f2\u53f2, \u672c\u7530\u592a\u90ce, \u68ee\u4fdd\u5b5d\u61b2
                    \u7279\u8a316391336\uff08\u767b\u9332\u65e5 2018\u5e748\u670831\u65e5\uff09<\/li>\n\n\n\n
                  6. \u540d\u79f0: \u56de\u8def\u8a3a\u65ad\u30c6\u30b9\u30c8\u88c5\u7f6e\u3001\u53ca\u3073\u56de\u8def\u8a3a\u65ad\u30c6\u30b9\u30c8\u65b9\u6cd5
                    \u767a\u660e\u8005: \u5927\u7af9\u54f2\u53f2, \u5e73\u672c\u60a0\u7fd4\u90ce
                    \u7279\u8a317195602\uff08\u767b\u9332\u65e5 2022\u5e7412\u670816\u65e5\uff09
                    <\/li>\n<\/ol>\n\n\n\n

                    <\/p>\n\n\n\n

                    <\/p>\n\n\n<\/div>","protected":false},"excerpt":{"rendered":"

                    \u3010\u53d7\u8cde\u3011 \u3010\u66f8\u7c4d\u3011 \u3010\u8ad6\u6587\u8a8c\u8ad6\u6587\u3011 \u3010\u62db\u5f85\u8ad6\u6587\u3011 \u3010\u56fd\u969b\u4f1a\u8b70\u8ad6\u6587\u3011 \u3010\u7814\u7a76\u4f1a\u4e88\u7a3f\u3011 \u3010\u62db\u5f85\u8ad6\u6587\u3011 \u3010\u62db\u5f85\u8b1b\u6f14\uff0f\u30bb\u30df\u30ca\u30fc\u3011 \u3010\u7279\u8a31\u3011<\/p>\n","protected":false},"author":1,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"","meta":{"footnotes":""},"class_list":["post-78","page","type-page","status-publish"],"_links":{"self":[{"href":"https:\/\/gds.csis.oita-u.ac.jp\/index.php?rest_route=\/wp\/v2\/pages\/78","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/gds.csis.oita-u.ac.jp\/index.php?rest_route=\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/gds.csis.oita-u.ac.jp\/index.php?rest_route=\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/gds.csis.oita-u.ac.jp\/index.php?rest_route=\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/gds.csis.oita-u.ac.jp\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=78"}],"version-history":[{"count":27,"href":"https:\/\/gds.csis.oita-u.ac.jp\/index.php?rest_route=\/wp\/v2\/pages\/78\/revisions"}],"predecessor-version":[{"id":428,"href":"https:\/\/gds.csis.oita-u.ac.jp\/index.php?rest_route=\/wp\/v2\/pages\/78\/revisions\/428"}],"wp:attachment":[{"href":"https:\/\/gds.csis.oita-u.ac.jp\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=78"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}